Click to view this email in a browser 

Layout IP Cores Layout Training Consultancy Analog/Mix Design Turnkey ASIC
 
 

Dear    ,

 

We hope this email find you well and safe in this difficult time we are going through.  In this eNews we provide an article by Certus Semiconductor Inc regarding:

 

HBM Pin Combinations in standard JS-001 2017

 

Introduction

 

In this post we will discuss the updated pin combinations available in the HBM standard JS-001 2017 and the motivations for those pin combinations. Unless you are familiar with the traditional HBM pin combinations I would suggest that you read the traditional pin combination blog before continuing the current blog.

 

Issues with Traditional HBM Pin Combinations 

 

The traditional pin combinations, as presented in Table 2B of JS-001 2017, were developed in the 1980s. Even at that time it was recognized that stressing each pin versus every other pin one at a time would create very long test times. To create a more reasonable set of pin combination the traditional pin combinations were developed. The traditional pin combinations are in Table 2B of JS-001 and are reproduced in Table 1 below. In Table 2B each power supply domain was attached to terminal B (ground side) and all other pins were stressed to that pin one at a time. After cycling though all of the power supply domains being connected to the B terminal, each non-supply pin was stressed versus all other supply pins tied together. The traditional pin combinations kept test times to reasonable levels, and they served the industry very well for many years. Over the last 20 years, however, pin counts have continued to increase and, in some ways even more significant, the number of power supply domains have increased dramatically on some high pin count devices.

There are three basic issues with the traditional pin combinations in today’s high pin count devices:

Long test times for devices with large numbers of power supply domains

Repeated stressing of specific protection structures which can lead to wear out Tests which almost never result in failures

 

 

Continue reading ...

I need IO/ESD support

Resources we think you might like:

 

Driving Innovation in Automotive SoC Development

 

Article : Synthesis to Signoff:
Tackling Real-Time Issues in STA, SDC, PNR & More

 

IP Review - 4 Channels DMA 

 

Are you looking for excellent engineers in India?

 

IP Review: CAN-FD

 

Digital & Analog IP

 

Ultrasound ASIC Platform

 

Bio Medical ASIC Platform by ICALPS

 

Comcores MACsec IP CoreProvides Ethernet Layer 2 Security

 

What is ESD? Certus Semiconductor - ESD offering

 

Interlaken IP Core Review

 

Shorting Source to Bulk – Adding Risk to Silicon? (Article)

 

JESD204C controller - IP Overview

 

Ethernet 1G/2.5G/5G/10G/25G and CPRI 7.0 PCS - IP Overview

 

ESD & IOs

 

Why You Should Consider Custom IO Solutions

 
 

More news and articles

KAL Silicon Technologies™

Since 2003

POB 712
Kiryat Ono, Israel 5510602  

info@kaltech.co.il || 0546305787

(C)

 

Click Here to Unsubscribe 

 

Click to view this email in a browser 

LinkedIn Web SiteE-Mail